Abstract-In this paper, we propose an iterative area/delay tradeoff algorithm to solve the circuit clustering problem under the capacity constraint. It first finds an initial delay-considered area-optimized clustering solution by a delay-oriented depthfirst-search procedure. Then, an iterative procedure consisting of several reclustering techniques is applied to gradually trade the area for the performance. We then show that this algorithm can be easily extended to solve the clustering problem subject to both capacity and pin constraints. Experimental results show that our algorithm can provide a complete set of clustering solutions from the area-optimized one to the delay-optimized one for a given circuit. Furthermore, comparing to the existing delay-optimized algorithms, ours achieves almost the same performance but with much less area overhead. Therefore, this algorithm is very useful on solving the timing-driven circuit clustering problem.
I. INTRODUCTION

P
ARTITIONING techniques play important roles in many aspects of modern VLSI circuit designs. Many partitioning problems on all levels of abstraction have been studied for several decades [1] . In general, a number of design constraints such as capacity constraints, pin constraints and timing constraints, must be met during the partitioning process. For example, if a circuit cannot be fit into one chip, it must be divided into several subcircuits such that each of them can be put into a chip. However, an improper partitioning could dramatically degrade the performance of the original circuit. Therefore, partitioning a large circuit into chips to minimize the circuit delay under the capacity constraint of a chip is a very important problem.
This problem has been studied in several previous works [2] - [4] . These works all involve the replication of logic gates, that is, a logic gate can be assigned to more than one block. Such a block is referred to as a cluster, and the circuit partitioning problem is referred to as the circuit clustering problem. The LLT algorithm, presented by Lawler, Levitt, and Turner, is a polynomial time algorithm which can obtain an optimal solution of this problem under the unit delay model [2] . In the unit delay model: 1) all gate delays are zero, 2) no delay is associated with an interconnection linking two gates in the same cluster, and 3) a delay of one time unit is associated with an interconnection linking two gates in two different clusters. However, as more gates are packed into a cluster, a path could consist of many gates within a cluster and could incur a substantial delay within a cluster. Therefore, the unit delay model may not be very realistic because it assumes the total delay incurred within a cluster is negligible. Then, the generalized LLT algorithm, referred to as the GLLT algorithm, was proposed in [3] to enhance LLT by replacing the unit delay model with a more practical model, the general delay model. In this general delay model, we have the following: 1) each gate has an intrinsic delay of ; 2) no delay is associated with an interconnection linking two gates in the same cluster; 3) a delay of time units ( is a specific constant) is associated with an interconnection linking two gates in two different clusters. GLLT is a heuristic algorithm which uses a greedy labeling approach to minimize the circuit delay without replicating many gates. Recently, Rajaraman and Wong proposed another algorithm which can get the delay optimal solution for any combinational circuit under the general delay model with polynomial time complexity [4] . However, the number of clusters can be four times as high as that of the area-optimized solution on average according to our experimental results.
For some applications, we have to pay whatever area overhead (number of clusters) needed to get the minimal delay. However, the normal requirement is to get a solution which can meet the timing constraint while keeping the area overhead as small as possible. In this paper, we present a new approach which can generate a set of clustering solutions from the area-optimized one to the delay-optimized one for a given circuit under the general delay model subject to the capacity constraint. It starts from getting an area-optimized initial clustering solution with delay consideration. Then, a series of reclustering operations is applied to gradually decrease the delay without increasing too many extra clusters. Experimental results show that this approach can effectively generate a set of comprehensive clustering solutions with different area/delay tradeoffs for a given circuit. Moreover, the delay-optimized solutions obtained by our algorithm are identical or very close (within 1.7% on average) to the delay optimal solutions obtained by [4] with much lower area overhead as compared to them. Moreover, this algorithm can be easily extended to solve the clustering problem subject to both capacity and pin constraints.
Additionally, a clustering technique with a different objective is proposed [5] . It logically clusters a large circuit into several small circuits and then dispatches them to the delay minimizer separately. This strategy can shorten the overall delay minimization process because the complexity of existing delay minimizers is usually worst than linear in terms of the circuit size. Therefore, it is claimed that this technique can speed up the delay minimization process without losing the overall optimization quality significantly. However, the difference between this technique and previously described works is that the target circuit is only clustered for efficient delay minimization temporarily and those small clusters will be eventually reglued to be a single delay-minimized circuit.
The rest of this paper is organized as follows. Section II introduces some basic terminology and definitions used in this paper. Section III describes the way to get the delayconsidered area-optimized initial clustering solution for a given circuit. In Section IV, our reclustering techniques for performing area/delay tradeoff are presented in detail. Section V shows the comprehensive experimental results. The extension targeting the pin constraint is discussed in Section VI. The concluding remarks are given in Section VII.
II. PRELIMINARIES
A combinational Boolean network can be represented as a directed acyclic graph, . Each node, , represents a logic gate and each directed edge, and , represents that node is a fan-in of node . Let input be the set consisting of all fan-ins of , and output be the set consisting of all fan-outs of . A primary input (PI) of a network is a node without any incoming edge and a primary output (PO) of a network is a node without any outgoing edge. Each node has an intrinsic delay associated with it. Each node also has a weight associated with it to represent the corresponding area cost. The weight of a set of nodes , denoted as , is the sum of where . A cluster is a set of nodes and the capacity constraint of specifies that must not exceed a constant . The label of a node , denoted as , represents the maximum delay along any path starting from PI's and ending at . The label of each PI is defined as 0. Then, under the general delay model, the label of any other node can be calculated as where if edge is internal to a cluster, if edge crosses a cluster boundry.
The label of a network , denoted as , is defined as the maximum label of PO's. The required label of a network , which is specified by the users and denoted as , indicates the allowed maximum delay of the resultant clustered network. Thus, for each PO , the required label, denoted as , is implicitly set to by definition. Then, the required label of any other node , can be calculated as A node is a failing node if is smaller than . A failing path is a path starting from a PI and ending at a PO and contains all failing nodes because this path fails to achieve the required circuit delay.
III. THE INITIAL CLUSTERING ALGORITHM
Given a partitioning solution , authors of [6] define the dependency graph of , denoted as , such that there exists an edge if and only if there exists an edge in the network where node and node
. is called an acyclic partitioning solution if is a directed acyclic graph. Some benefits can be obtained if the partitioning solution is acyclic [6] . It is noticeable that the clustering solutions provided by [4] are acyclic though the algorithm does not explicitly try to maintain this property.
Our algorithm starts from finding an area-optimized clustering solution with delay consideration where the area is counted as the number of clusters. The problem of packing nodes with different weights into minimum number of clusters with the specified capacity constraint can be formulated as the bin packing problem in which nodes are treated as boxes with different sizes and clusters are considered as bins with the fixed capacity. Therefore, in this paper an effective heuristic algorithm based on the notion of the acyclic partitioning is used to get our initial clustering solutions. In order to minimize the number of clusters, node replication is not allowed in getting the initial solution. The algorithm is shown in Fig. 1 . At first, a topological sorting is performed over the nodes of the network to get a sorted list . Node appears before node in if node is a fan-in of node . Then, as many nodes from the beginning of are packed into a block as long as the capacity constraint is not violated. A new block is allocated when the current block is fully filled under the capacity constraint. This process is not terminated until all nodes are packed. It is obvious that the resulting partitioning solution is acyclic. However, there are many ways in performing topological sorting. Clearly, different sorted lists may lead to different partitioning solutions, and then result in different circuit delays. For instance, consider the example illustrated in Fig. 2 . and are two different topologically sorted lists and and are their corresponding acyclic partitioning solutions. Both solutions consist of two blocks. However, is better than in terms of circuit delay. The reason why has the smaller delay is because it puts the longest path entirely into the same block. Since the delay of a path is the sum of both intrinsic and intercluster delays, the only way to reduce the circuit delay is to minimize intercluster delays for those paths with large intrinsic delays. Therefore, nodes of such a path should be packed within as few clusters as possible. This implies that nodes of such a path should be put as close as possible during topological sorting. Following this principle, we propose a delay-oriented topological sorting algorithm shown in Fig. 3 .
This algorithm first labels each node of the network by the largest intrinsic delay between PI's and this node. A topologically sorted list can then be obtained by recursively applying the depth-first-search (DFS) starting from PO's to PI's. Starting at the PO with the largest label, DFS is applied to unmarked fan-ins of any node in increasing order of their labels while is visited. Here we exploit a useful property of the stack while DFS is called recursively. Since nodes with smaller labels are visited first, DFS calls applied to nodes with larger labels tend to stay in the stack during the recursion. Therefore, those DFS calls applied to nodes on the longest path tend to concurrently terminate at the end of a series of DFS calls and the corresponding nodes are more likely inserted into the sorted list at the same time. As a result, the intercluster delay can be reduced. This technique is extremely effective for tree-intensive circuits as illustrated in of Fig. 2 . In this algorithm, DFS is applied to PO's in decreasing order of their labels. It is because the path ending at the PO with the largest label should be considered first.
Our initial clustering algorithm, referred to as INITIAL, is implemented in SIS environment [8] and is compared to the algorithm proposed in [4] , referred to as CLUSTER-RW. Table I shows the results of comparing CLUSTER-RW against INITIAL under the given parameters, , and . The number of clusters obtained by INITIAL is minimal, i.e., , because is set to 1 and no logic synthesis is allowed. Also, because is identical for all nodes, the maximum intrinsic delay of the circuit is calculated as times its level where represents the maximum number of nodes from PI's to PO's along any path. Thus, the upper bound of the circuit delay, shown in Column U.B., can be calculated as . This upper bound gives us the worst delay a circuit can have if an improper partitioning is applied. Of course, the lower bound of the circuit delay must be the one obtained from CLUSTER-RW. From Table I , the number of clusters produced by CLUSTER-RW is three times more than that produced by INITIAL on average. The circuit delay obtained by INITIAL is 23% smaller than the upper bound while the optimal delay is 18% smaller than that of INITIAL. The results show that INITIAL can generate clustering solutions with delays closer 1 There is no experimental data associated with the number of nodes and clusters in [4] . We get this data by running the software package provided by the authors. Since CLUSTER-RW does not guarantee to get the minimum number of clusters in the optimal delay solutions, the postprocessing techniques developed by authors' successive work [7] are used to reduce the number of clusters without losing the delay optimality. to the optimal values without any area overhead. Therefore, INITIAL can effectively provide a good delay-considered areaoptimized initial clustering solution for a given circuit.
IV. THE ITERATIVE AREA/DELAY TRADEOFF RECLUSTERING ALGORITHM
Given an initial delay-considered area-optimized clustering solution, the goal of our algorithm is to reduce the circuit delay without increasing too many extra clusters. The outline of this algorithm is shown in Fig. 4 . Given a network, our algorithm iteratively reduces the circuit delay until the desired target delay is achieved or there is no improvement can be made. In our algorithm, tradeoff operations are performed iteratively while the current circuit delay is still larger than the target delay. At each iteration, the required label of the network is set to the current label minus "1." The delay analysis is followed to identify all failing paths in the network. Then, a failing path is selected as the candidate for the delay optimization. As mentioned before, the intrinsic delay of a path cannot be reduced because no logic resynthesis is performed.
So the only way to reduce the delay of a failing path is to reduce the intercluster delay. In this paper, we propose three techniques based on node movement and node replication to achieve this goal. These techniques are referred to as reclustering techniques. The major feature of them is that they can eliminate the target failing path without introducing extra new ones. If reclustering techniques can eliminate the given failing path, a local success is marked. If a local success results in a global success, i.e., the delay of the current working network Work_Net is smaller than that of the original network Net, then the original network is updated. After a local success, the whole procedure starting from the delay analysis is repeated because the network has been modified. This process is repeated until the target delay is achieved, or no improvement is possible. At last, a postprocessing step is performed to further reduce the number of required clusters without sacrificing the circuit delay.
Given an acyclic initial clustering solution , each cluster can be numbered in its topological order, and the number is denoted as . Therefore, can be a fan-in of only if . A path crossing clusters forms an ordered list in increasing order of these clusters' ID's. All PI's/PO's are clustered in to simplify the later derivations. We define as the subpath of residing on the cluster , as the first node of , and as the last node of . represents the maximum intrinsic delay from node to node ; is a duplication of where can be a node or a set of nodes; and is a set of nodes consisting of and some of its predecessors where is identical to if is entirely duplicated to another cluster. Proof: Assume , is a fan-in of , , and . After duplicating to another cluster, some edges are introduced to connect and . Thus, the label of may increase because an extra intercluster delay is added. Thus, the following inequity holds for :
However, according to (1), for is a fan-in of , and
In other words, even though some edges incur an extra delay , those paths pass through them will not cause to be greater than . Therefore, from (2) and (3), is identical to . Property 1 implies that should be entirely duplicated if we want after the duplication. 
After applying Technique 1, all paths passing through change their ways by passing through . If there exist , is a fan-in of , and , then may be larger than because an extra delay is added on edge . Thus, the following inequity holds for :
Property 2: The circuit delay never increases after applying Technique 1.
Proof: Let be the labels of before/after the duplication, respectively. Then, according to (6):
It means that does not increase after applying Technique 1 and neither does the circuit delay.
Property 3: The target failing path can be eliminated after applying Technique 1.
Proof: According to (6), this property can be proved in two different cases. (7) Equation (7) implies that is no longer a failing path.
Case 2: When . This case means that does not increase even if an extra delay is added to such edge described in Case 1. Thus, let be the labels of before/after the duplication, respectively. Then, (8) Because is a fan-in of , therefore
There are two possible outcomes in Case 2 according to (9). The one is that according to (8) . Under this condition, is no longer a failing node and therefore is no longer a failing path. The other is that . Under this condition, is no longer a failing node and therefore is no longer a failing path. From the analysis of Case 1 and 2, Property 3 is proved. Property 4: No new failing path will be introduced after applying Technique 1.
Proof: For , is a fan-in of , , and , an extra delay is added on . Therefore, any path except changing its way due to the duplication incurs the extra delay if it passes through . However, it is found that (10) Equation (10) indicates the delay between and is not changed after the duplication. In other words, if is not a failing path before the duplication, then will not be a failing path after the duplication. Therefore, there is no new failing path being introduced after applying Technique 1. Fig. 5 illustrates how Technique 1 works. The selected failing path is shown in bold and the number located inside a node represents the label of that node while the pair of numbers represents the possible range of that label according to (6) . After reclustering, is a failing path only if the label sequence starting from to is (4, 7, 8, 9, and 10) along . However, it will never happen after applying Technique 1. Therefore, it is clear that there exists at least one nonfailing node along and thus is no longer a failing path.
After duplicating to , the increase of could be less than because some replicas of nodes may have already existed in . In our algorithm, if two copies of an identical node are found within a cluster, the one with the smaller label replaces the other with the larger label. That is, only one copy of a node can exist in a cluster . As a result, can be minimized to allow future replications of other nodes into this cluster. It is also noticeable that Technique 1 does not introduce any new cluster.
Technique 2: Duplicate both and to where and if the capacity constraint of is still met. Then, replace the fan-in of , that is , with and replace the fan-in of , that is , with as shown in Fig. 6 .
Property 5: The target failing path can be eliminated and no new failing path will be introduced after applying Technique 2.
Proof: Property 5 can be proved in two steps.
Step 1: Duplicate to and replace the fan-in of , that is , with . At this point, the failing path changes its way by passing through instead of . The circuit delay does not increase because is identical to according to Property 1. For any path except changing its way due to the duplication, if is not a failing path before the duplication, then will not be a failing path after the duplication according to (3) . That is, no new failing path will be introduced.
Step 2: It is clear that duplicating to and replace the fan-in of with is equivalent to applying Technique 1. Therefore, Property 3 and 4 derived from Technique 1 are also held for Technique 2. Fig. 6 illustrates how Technique 2 works. After reclustering, is a failing path only if the label sequence starting from to is (4, 7, 8, 9, 10, and 13) along . However, it will never happen after applying Technique 2. Therefore, it is clear that there exists at least one nonfailing node along and thus is no longer a failing path. Also note that the condition, , presented in Technique 2 is set to maintain the acyclic property of the current clustering solution .
Technique 3: Duplicate and to a newly allocated cluster which is inserted into at some place between and if does not exceed the capacity constraint. Then, replace the fan-in of , that is , with and replace the fan-in of , that is , with . Property 6: The target failing path can be eliminated and no new failing path will be introduced after applying 
Technique 3.
Proof: Technique 3 is almost identical to Technique 2 except that they encounter different capacity constraints. Technique 2 is applicable only if while Technique 3 is applicable only if because is an empty cluster initially. Thus, the proof is similar to that of Property 5.
The range constraint of is also set to maintain the acyclic property of . However, an extra cluster is added to to eliminate the target failing path.
By reviewing three proposed reclustering techniques, it is obvious that the area overhead incurred by applying them increases from Technique 1 to Technique 3. Therefore, to improve the circuit delay without paying too much area overhead, these three techniques are sequentially applied during area/delay tradeoff operations as shown in Fig. 7 .
After the reclustering phase, the clustering solution still remains acyclic. If this property must be held for some applications, the algorithm should stop here. Otherwise, a postprocessing step which reduces the number of required clusters without sacrificing the circuit delay is applied. Two techniques, node removal and cluster merging, are included in our postprocessing step. Both of them were first proposed in [3] . Node removal replaces a node by one of its replicas r if the circuit delay does not increase. Cluster merging is a heuristic technique which iteratively merges two clusters to become a new single cluster if the capacity constraint is still met. At each iteration, a pair of mergeable clusters with the largest gain is selected to be merged. The gain is calculated to reflect the benefits obtaining from the corresponding merge. This process is repeated until there is no mergeable pair.
V. EXPERIMENTAL RESULTS
Our area/delay tradeoff reclustering algorithm, denoted as ADTOC, has been implemented in SIS environment [8] . In order to evaluate its quality, a set of comprehensive clustering solutions from area-optimized one to the delay-optimized one is produced for each benchmark circuit described in Section III and the results are shown in Table II . Column shows the delay of the initial area-optimized clustering solution. The remaining columns represent the number of clusters required to achieve the designated circuit delay. From Table II , it is clear that our algorithm can actually provide a wide range of clustering solutions which can be selected by designers to perfectly match their specifications.
In order to show how good the delay-optimized results ADTOC produces, the results produced by ADTOC are shown in Table III. From Table III , it is found that the circuit delay can be effectively reduced with only 9% nodes or 19% clusters increase. Table III also includes the results produced by CLUSTER-RW [4] for comparison. From the perspective of delay, ADTOC can get the delay optimal solutions for six out of nine benchmark circuits. The average circuit delay obtained by ADTOC is only 1.7% larger than that provided by CLUSTER-RW. However, from the perspective of area, the node replication ratio is 310% for CLUSTER-RW while only 9% for ADTOC. On average the numbers of clusters required by CLUSTER-RW and ADTOC are 300 and 19% more than that of INITIAL, respectively. Finally, every circuit takes no more than 1 min to complete the experiment except that c6288 takes 370 s.
Experimental results clearly show that ADTOC can effectively produce a complete set of area/delay tradeoff clustering solutions for a given circuit. Moreover, two extreme clustering solutions provided by ADTOC are also promising. The delayconsidered area-optimized solutions are favorable for designs targeting for small area. The delay-optimized solutions have almost the same performance with much less area overhead as compared with those of the delay optimal solutions reported in [4] .
VI. CIRCUIT CLUSTERING UNDER CAPACITY AND PIN CONSTRAINTS
ADTOC can be easily extended to deal with the clustering problem under both capacity and pin constraints. Almost the entire framework can be directly adopted, except: 1) the initial acyclic clustering solution should satisfy both capacity and pin constraints; 2) the additional pin constraint for the related clusters ( and in Technique 1; , and in Techniques 2 and 3) must be satisfied while applying three reclustering techniques; 3) both capacity and pin constraints must be met within every postprocessing operation. After these modifications, ADTOC is capable of performing area/delay tradeoff operations under both constraints. Furthermore, the initial clustering solution is obtained by putting each node into a separate cluster after applying the delay-oriented topological sorting. These fine-grained clusters potentially have more flexibility for later reclustering operations, and then lead to better delay-optimized solutions. This extended algorithm is referred to as PADTOC. To show its effectiveness, we use it to generate the delay-optimized solutions under the previous parameters plus the extra pin constraint , and the results are given in Table IV . Column CLUSTER shows the results provided by an existing algorithm proposed in [7] , and Column PADTOC shows the results provided by PADTOC. The results show that the average circuit delay obtained by PADTOC is 1.2% larger than that provided by CLUSTER. However, the average number of required clusters is 13% less than that of CLUSTER. Besides, the cluster utilization ratio of PADTOC is lower than that of ADTOC. It means that the pin constraint is the major limit while applying these reclustering techniques. This condition is getting worse as the pin constraint becomes tighter.
VII. CONCLUSIONS
In this paper, we propose an iterative area/delay tradeoff clustering algorithm. The approach begins with finding an initial delay-considered area-optimized acyclic clustering solution. Our reclustering algorithm ADTOC is then applied to get the set of comprehensive area/delay tradeoff clustering solutions. Experimental results show that the delay-optimized solutions provided by ADTOC have almost the same performance with that of the delay optimal solutions provided by the existing delay optimal algorithm [4] while the required area overhead is significantly reduced. Hence, this algorithm is very useful on solving the timing-driven circuit clustering problem. When both capacity and pin constraints are concerned, AD-TOC is still capable of providing comprehensive area/delay tradeoff clustering solutions. It also produces promising delayoptimized solutions and keeps lower area overhead while compared with CLUSTER [7] . Hence, ADTOC can be easily applied to perform area/delay tradeoff clustering operations for multi-FPGA systems.
